Sheet <u>1</u> of <u>5</u> ATTY. DOCKET NO. APPLICATION NO. 03-I-712 (850063.603RI) 10/631,323 **APPLICANTS**

INFORMATION DISCLOSURE STATEMENT Lee several sheets if necessary)					Vito Fabbrizio et al.						
					FILING DATE July 31, 2003			GROUP ART UNIT 2129			
ENT	4 TRA		U.S.	. PATENT	DOCUMENTS						
EXAMINER INITIAL		DOCUMENT NUMBER	DATE NAME		CLASS	SUBCLASS	FILING DAT				
	AA	4,956,564	09/11/90	Holler et al.		307	201	ООТВООТВООТВО			
•	AB	4,961,002	10/02/90	Tam et al.	•	307	201	Wales			
	AC	4,988,891	01/29/91	Mashiko		307	201				
	AD	5,004,932	04/02/91	Nejime		307	201				
	AE	5,021,693	06/04/91	Shima		307	494	***************************************			
	AF	5,021,988	06/04/91	Mashiko		364	807				
	AG	5,053,638	10/01/91	Furutani e	et al.	307	201	0000			
	AH	5,056,037	10/08/91	Eberhardt	· · · · · · · · · · · · · · · · · · ·	364	513	0000000000			
	ΑĪ	5,101,361	03/31/92	Eberhardt		395	24				
	AJ	5,146,602 09/08/9		8/92 Holler et al.			23				
	AK	5,150,450	09/22/92	Swenson	et al.	395	23	000000000000000000000000000000000000000			
	AL			Castro		307	201				
	•		FOREI	GN PATEN	T DOCUMENTS	3					
		DOCUMENT NUMBER	1		COUNTRY TRANSLATION YES NO						
	AM	0 349 007 B1	12/20/9:	5 EP							
		OTHE	D DDIOD A	DT a . v		. D					
					Author, Title, Date, Pertion		Time Scale	Learning'			
	AN						i iiic Scaic	Learning,			
	AO		IEEE Trans. on Neural Networks 4(3):434-440, May 1993. Boser, B. et al., "An Analog Neural Network Processor with Programmable Topology,"								
		IEEE J. of Sc	IEEE J. of Solid State Circuits 26(12):2017-2025, December 1991.								
	AP	l 1	Chandraksan, A. et al., "Low-Power CMOS Digital Design," IEEE J. of Solid-State Circuit								
·			27(4):473-484, April 1992. Cosatto, E. et al., "NET31K High Speed Image understanding System," in <i>Proc. Fourth In</i>								
	AQ		-		•	• •					
	Conf. on Microelectronics for Neural Networks and Fuzzy Systems, IEEE Computer Society Press, Los Alamitos, CA, 1994, pp. 413-421.										
XAMINE	R	TITESS, LUS A	iaiiiios, CA	, 199 7 , pp. (DATE CONSIDE	RED					

U.S. DEPARTMENT OF COMMERCE

PATENT AND TRADEMARK OFFICE

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

D:\NrPortbl\iManage\JASONA\406758_1.DOC

Date: May 19, 2005

EXPRESS MAJ680 3233658 ANTUS 2129

Receipt date: 05/19/2005 Sheet <u>2</u> of <u>5</u> FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. (REV.7-80) PATENT AND TRADEMARK OFFICE 10/631,323 03-I-712 (850063.603RI) **APPLICANTS** Vito Fabbrizio et al. INFORMATION DISCLOSURE STATEMENT GROUP ART UNIT 2129 (Use several sheets if necessary) FILING DATE July 31, 2003 U.S. PATENT DOCUMENTS *EXAMINER INITIAL FILING DATE DOCUMENT NUMBER DATE NAME CLASS SUBCLASS 10/13/92 Mueller et al. 395 24 5,155,802 BA Engeler 364 807 5,187,680 02/16/93 5,202,956 04/13/93 Mashiko 395 24 BC BD 5,248,956 09/28/93 Himes et al. 338 334 Holler et al. 307 201 BE 5,256,911 10/26/93 201 11/02/93 Shibata et al. 307 BF 5,258,657 12/07/93 Holler et al. 437 43 5,268,320 27 5,274,746 12/28/93 Mashiko 395 BH 5,298,796 03/29/94 Tawel 307 201 RΙ 5,299,286 03/29/94 Imondi et al. 395 27 BJ 5,305,250 04/19/94 Salam et al. 364 807 BK 08/09/94 201 5,336,937 Sridhar at el. 307 FOREIGN PATENT DOCUMENTS TRANSLATION DOCUMENT NUMBER DATE COUNTRA YES OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) Degrauwe, M. et al., "A Micropower CMOS-Instrumentation Amplifier," IEEE J. of Solid-BN State Circuits 20(3):805-807, June 1985. Fabbrizio, V. et al., "Low Power, Low Voltage Conductance-Mode CMOS Analog Neuron," BO in *Proc. of MicroNeuro* '96, pp. 111-115, February 1996. Graf, H. et al., "A CMOS Associative Memory chip," in Proc. IEEE First Intl. Conf. neural ВP Newtworks, M. Caudill and C. Butler (ed.), SOS Printing, San Diego, CA 1987, pp. III-461 - III-468. Graf, H. et al., "A Reconfigurable CMOS Neural Network," IEEE ISSCC, pp. 144-145,

EXAMINER DATE CONSIDERED

February 1990.

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

D:\NrPortbl\iManage\JASONA\406758 1.DOC

BQ

Date: May 19, 2005

Receipt date: 05/19/2005

EXPRESS MW068d.323365844 US2129

Sheet <u>3</u> of <u>5</u>

FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. 03-I-712 (850063.603RI)		APPLICATION NO. 10/631,323				
						APPLICANTS					
INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)						Vito Fabbrizio et al. FILING DATE GROUP ART UNIT					
	(ose several sheets if he	1120			July 31, 2003		GROUP ART UNIT 2129				
U.S. PATENT DOCUMENTS											
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE			NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE		
	CA	5,343,555	5,343,555 08/30/94			l	395	24			
	СВ	5,396,581	03/07/9:	Ma	Mashiko		395	24			
	сс	5,422,982	06/06/9:	Per	Pernisz		395	24			
	CD	5,444,821	08/22/9:	Li	Li et al.		395	24			
	CE	5,475,794	12/12/9:	Ma	Mashiko		395	24			
	CF	5,509,105	04/16/9	Ro	Roenker et al.		395	24			
	CG	5,615,305	03/25/9	Nu:	nally		395	24			
	СН	5,704,014	12/30/9	Ma	Marotta et al.		395	24			
	CI	6,032,040	02/29/00	Fat	brizio	et al.	706	15			
			FOR	EIGN	PATEN	T DOCUMENTS			10005E89065E89065E89065E89065E8		
		DOCUMENT NUMBER	R DA	E	-0000005200005500055	иноския поставления поставлен	9000099900099900009999	9886008210006800068	TRANSLATION YES NO		
00000000000000000000000000000000000000	-Gripano	56-M000000000000000000000000000000000000	0005900055900055900055900								
		ОТН	ER PRIOF	ART	(Including	Author, Title, Date, Pertinent Pa	ges, Etc.)		.		
	OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) CK Guardiani, C. et al., "Applying a Submicron Mismatch Model to Practical IC Design," in										
			Proc. of the CICC, pp. 13.3.1-13.3.1, 1994.								
	CL		Holler, M. et al., "An Electrically Trainable Artificial Neural Network (ETANN) with 10240 'Floating Gate' Synapses," in <i>Proc. IJCNN</i> , pp. 2.191-2.196, June 1989.								
	СМ		Hollis, P. et al., "Artificial Neural Networks Using MOS Analog Multipliers," <i>IEEE J. of</i>								
			Solid-State Circuits 25(3):849-855, June 1990.								
	CN	1 '	Jain, J. et al., "Displacement Measurement and Its Application in Interframe Image Coding,"								
		IEEE Trans. on Communications COM-29(12):1799-1808, December 1981. König, A. et al., "Massively Parallel VLSI-Implementation of a Dedicated Neural Network									
	со		for Anomaly Detection in Automated Visual Quality Control," in <i>Proc. of the 4th Intl. Conf</i>								
		i				orks and Fuzzy System					
		1994, pp. 354	1994, pp. 354-364.								
	СР	i	Kovács-V, Z. et al., "Massively-Parallel Handwritten Character Recognition Based on the								
Distance Transform," Pattern Recognition 28(3):293-301, 1995. EXAMINER DATE CONSIDERED											
DATE CONSIDERED											
* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).											

Receipt date: 05/19/2005

EXPRESS MAJ 680 323365 66 A US 2129

									Sneet 4	01 2		
FORM PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE				ATTY. DOCKET NO. APPLICATION NO.							
(REV.7-80)		PAII	ENT AND TRADE	MARK OFFICE	03-I-712 (850063.603RI) 10/631,323							
				APPLICANTS								
-	INI	FORMATION DISCLOSURE (Use several sheets if nec		Vito Fabbrizio et al.	1.							
		(Ose several sheets if hee	casary)	FILING DATE	i .	лкоог 2 422°	PART UNIT	2129				
					July 31, 2003	12	2122					
U.S. PATENT DOCUMENTS												
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	@ !! *****	SUBCLASS			FILING DATE IF APPROPRIATE		
	DA	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	9008859948859488594885948859	005/00006/94005/94006/94006/9400	2000							
STOCKTONOCKTONOCKTONOCKTONOCKTONOCKT	FOREIGN PATENT DOCUMENTS											
		DOCUMENT NUMBER		DATE COUNTRY				057590000005575500000055557		ATION		
		**************************************	202000 PANSUGOSSANIUS 0000AANSU	0000000 000000000000000000000000000000	00088887000088889000888890008889056056890008889000				YES	NO		
55/12010066651/9000655/12010066	ĎB	0400005019000000000000000000000000000000								•		
												
	· · · · · ·	OTHE	R PRIOR A	RT (Including	Author, Title, Date, Pertinent Pa	ges, Etc.)						
	DC	Kramer, A. e	t al., "EEPR	OM Devic	e as a Reconfigurable A	Analog 1	Elen	nent For 1	Neural			
		Networks," L	EDM Tech.	Digest, pp.	10.3.1-10.3.4, Decemb	er 1989	9.					
	DD	Kramer, A. e	t al., "Ultra-	Low-Powe	r Analog Associative N	Ae mory	Coı	re Using 1	Flash-			
	ן טט		-		•	•		•		Low		
		i	EEPROM-Based Programmable Capacitors," in <i>Proc. of the 1995 Intl. Symposium on Low Power Design</i> , Assoc. for Computing Machinery, Dana Point, CA, 1995, pp. 203-208.									
	DE	1			grammable Nonlinear (_			_			
		i			s," <i>IEDM Tech. Dig.</i> , p					1994.		
	DF	Lazzaro, J. et	al., "System	ns Technol	ogies for Silicon Audit	ory Mo	dels	," IEEE N	<i>Micro</i>			
		14(3):7-15, Ju										
	DG	Lee, B. et al.,	Lee, B. et al., "Analog Floating-Gate Synapses for General-Purpose VLSI Neural									
	Computation," IEEE. Trans. on Circuits and Systems 38(6):654-658, June 1991.								•			
	DH	Mizugaki, Y	Mizugaki, Y .et al., "Implementation of New Superconducting Neural Circuits using									
	DH	1 -	Coupled SQUIDs," IEEE Transcriptions on Applied Superconductivity 4(1):1-8, March									
		1 -	1994.									
		Sage, J. et al., "An Artificial Neural Network Integrated Circuit Based on MNOS/CCD										
	DI											
		_	Principles," in <i>Proc. Conf. Neural Networks for Computing, J.S. Denker (ed.)</i> , Amer. Inst. of Physics, Snowbird, UT, 1986, pp. 381-385.									
	DJ Satyanarayana, S. et al., "A Reconfigurable VLSI Neural Network," IEEE J. Solid-Sta									te		
		Circuits 27(1	Circuits 27(1):67-81, January 1992.									
	DK	Seevinck, E. et al., "A Versatile CMOS Linear Transconductor/Square-Law Function										
	- · ·	Circuit," IEE	Circuit," IEEE J. Solid-State Circuits SC-22(3):366-377, June 1987.									
-			Sin, C-K. et al., "EEPROM as an Analog Storage Device, with Particular Applications in									
	DL		Neural Networks," <i>IEEE Trans. on Electron Devices 39</i> (6):1410-1419, June 1992.									
EXAMINE	R I	1 TOURAL TYOUNG	ino, illili	TIWING OIL	DATE CONSIDERED		117	, 5 4110 17.	<i>.</i>			
* EXAMINE	ER: I	nitial if reference consider	ed, whether or no	t criteria is in co	onformance with MPEP 609. Dray	v line throu	ıgh cit	ation if not in				

conformance and not considered. Include copy of this form with next communication to applicant(s).

D:\NrPortbl\iManage\JASONA\406758_1.DOC

Date: May 19, 2005

Receipt date: 05/19/2005

EXPRESS MAJIG 80 32/33659647/US2129

Sheet <u>5</u> of <u>5</u> FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. (REV.7-80) PATENT AND TRADEMARK OFFICE 03-I-712 (850063.603RI) 10/631,323 **APPLICANTS** Vito Fabbrizio et al. INFORMATION DISCLOSURE STATEMENT GROUP ART UNIT 2129 (Use several sheets if necessary) FILING DATE July 31, 2003 U.S. PATENT DOCUMENTS *EXAMINER INITIAL FILING DATE
IF APPROPRIATE DOCUMENT NUMBER DATE CLASS **SUBCLASS** NAME EA EB EC ED EE EF EG **FOREIGN PATENT DOCUMENTS** TRANSLATION DOCUMENT NUMBER DATE COUNTRY YES EH ΕI OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) Sze, S., Physics of Semiconductor Devices, 2 ed., Wiley, 1981, p. 403. ΕK Tomasini, S. et al., "B/W Adaptive Image Grabber with Analog Motion Vector Estimator at EL 0.3GOPS," ISSCC Dig. of Tech. Papers, pp. 94-95, 425, 1996. Tsukano, K. et al., "A New CMOS Neuron Circuit based on a Cross-Coupled Current EM Comparator Structure," IEICE Trans. on Fundamentals of Electronics, Comm. and Computer Sciences E75-A(7):937-943, July 1992. White, M. et al., "Electrically Modifiable Nonvolatile Synapses for Neural Networks," IEEE EN

Intl. Symposium on Circuits and Systems 2:1213-1216, May 1989.

conformance and not considered. Include copy of this form with next communication to applicant(s).

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in

D:\NrPortbl\iManage\JASONA\406758_1.DOC

/Benjamin Buss/

EXAMINER

Date: May 19, 2005

DATE CONSIDERED

12/11/2009